
PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ :		(11) International Publication Number:		WO 99/17364	
H01L 23/498	A1	(43	3) International Publication Date:	8 April 1999 (08.04.99)	
 (21) International Application Number: PCT/USS (22) International Filing Date: 29 September 1998 (2) 			(81) Designated States: CA, European page DE, DK, ES, FI, FR, GB, GR, SE).	·	
(30) Priority Data: 939,832 29 September 1997 (29.09.9)	7) (JS	Published With international search report.		
(71) Applicant: RAYTHEON COMPANY [US/US]; El Segundo Boulevard, P.O. Box 902, El Segu 90245–0902 (US).					
(72) Inventor: WARREN, Robert, W.; 40 Coventry lane Hills, CA 92656 (US).	, Lagu	na			
(74) Agents: ALKOV, Leonard, A. et al.; Raytheon Compa E. El Segundo Boulevard, P.O. Box 902, El Segu 90245-0902 (US).	•		*		
(54) Title: CHIP-SIZE PACKAGE USING A POLYIMII	DE PC	B IN	NTERPOSER		



(57) Abstract

A chip-size package formed using a printed circuit board, preferably comprising polyimide. The chip-size package comprises an integrated circuit chip having a plurality of peripheral bond pads. The printed circuit board has a plurality of solder bumps formed on its top surface and a plurality of bond pads around its periphery. A layer of adhesive is used to secure the printed circuit board and the integrated circuit chip together. A plurality of wire bonds electrically connected between selected bond pads of the integrated circuit chip and the printed circuit board. An encapsulant encapsulates the wire bonds and bond pads of the integrated circuit chip and the printed circuit board.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
\mathbf{AT}	Austria	FR	France	LU	Luxembourg	SN	Senegal
\mathbf{AU}	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
\mathbf{BB}	Barbados	GH	Ghana	MG	Madagascar	ТJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
\mathbf{BF}	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
\mathbf{CG}	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	$\mathbf{z}\mathbf{w}$	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
\mathbf{CZ}	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 99/17364 PCT/US98/20467

CHIP-SIZE PACKAGE USING A POLYIMIDE PCB INTERPOSER

BACKGROUND

The present invention relates generally to integrated circuit packages and methods, and more particularly, to a chip-size integrated circuit package formed using a polyimide printed circuit board interposer.

The closest form of art to the present invention is a chip-size package made by a company called Tessera. The Tessera chip-size package uses formed tape automated bonded (TAB) lead frames on a polyimide film. It would be desirable to have a chip-size package that has fewer processing steps, is less expensive to build, and that employs commonly available processing equipment.

Furthermore, most chip size package designs are larger than the die itself. It would therefore be desirable to have a chip-size package that packages the integrated circuit chip within the internal surface area of the bare die.

10

15

20

Accordingly, it is an objective of the present invention to provide for an improved chip-size package formed using a polyimide printed circuit board interposer.

SUMMARY OF THE INVENTION

To meet the above and other objectives, the present invention provides for a chip-size package formed using a polyimide printed circuit board interposer. It is believed that the present invention may be built for a lower cost than the Tessera or other prior art chip-size package because the present invention has fewer processing steps and has a lower material cost. The present invention also uses more common and lower cost processing equipment than does the Tessera or other prior art process.

WO 99/17364

10

15

20

25

30

35

7

The present invention converts a single, unpackaged bare silicon chip into a packaged chip no larger in area than the bare chip. The present invention uses readily available printed circuit board materials and technology. This chip size packaging scheme of the present invention is novel in that it uses a low cost printed circuit board interposer with exposed, lower layers incorporating wire bond pads. The wire bond pads are sufficiently lower than the solder bumps on the top layer of the interposer, and as such, wire bonds to the wire bond pads can be encapsulated without exceeding the height of the top printed circuit board layer which must remain flat for soldering.

The present invention converts a bare chip into a chip size package. The chip size package may be assembled in a manner similar to surface mount devices which are soldered to printed circuit boards. Chip size packages, however, take up only 10-20% of the area of conventionally packaged chips fabricated as surface mount devices. Development of the chip size package of the present invention is an important step in achieving miniaturization of microelectronics.

Most chip size packages are larger than the die itself. The present invention however, packages the chip within the internal surface area of the bare die. Because the present chip size package takes up no additional area than the bare die, it is believed to be the smallest two-dimensional integrated circuit package that has yet been developed.

The benefit of converting a bare die into a surface mount device is that it provides mechanical and environmental protection for the fragile silicon integrated circuit chip. The present invention also converts a fine pitch peripheral pad integrated circuit into a packaged, courser pitch area array device, permitting it to be easily tested, burned in, and assembled to standard printed circuit boards using existing, common equipment used in the industry. The ability to use "known good" tested devices while utilizing industry standard and accepted equipment and processes is a key element in obtaining the absolute lowest product cost.

The present invention permits silicon integrated circuits to be packaged in the smallest area possible, which is no larger than the size of the integrated circuit itself. Incorporating such low cost integrated circuit packages into various microelectronic applications will provide for smaller product sizes, lower weight, and lower assembly and testing costs. The present invention provides for a robust packaging structure that is suitable for a variety of commercial and military applications, including automotive electronics, for example.

BRIEF DESCRIPTION OF THE DRAWINGS

The various features and advantages of the present invention may be more readily understood with reference to the following detailed description taken in

5

10

15

20

25

30

35

conjunction with the accompanying drawings, wherein like reference numerals represent like structural elements, and in which:

Fig. 1a-1c illustrate formation of a chip-size integrated circuit package in accordance with the principles of the present invention:

Fig. 2 is a perspective view of a fully assembled chip-size integrated circuit package; and

Fig. 3 illustrates the chip-size integrated circuit package assembled to a printed circuit board.

DETAILED DESCRIPTION

Referring to the drawing figures, Fig. 1a-1c illustrate formation of a chip-size integrated circuit package 10 in accordance with the principles of the present invention. Referring to Fig. 1a, the chip-size integrated circuit package 10 comprises an integrated circuit chip 11, which may be a silicon integrated circuit chip 11, for example, having a plurality of peripheral bond pads 13. A printed circuit board 14, or interposer 14, which is preferably comprised of polyimide, is formed having a plurality of solder bumps 16 (or an area array of solder bumps 16) formed on a top surface, and a plurality of bond pads 15 around its periphery. The polyimide printed circuit board 14, or interposer 14, is attached to the integrated circuit chip 11 using a layer of adhesive 12, such as a layer of epoxy adhesive 12, for example.

Fig. 1b shows an assembled chip-size package 10 wherein the polyimide printed circuit board 14 is electrically attached to the integrated circuit chip 11 using a plurality of wire bonds 18 coupled between the respective pluralities of bond pads 13. 15. Referring to Fig. 1c. after the wire bonds 18 are formed between the polyimide printed circuit board 14 and the integrated circuit chip 11, the wire bonds 18 are encapsulated using an encapsulant 17, such as flexible epoxy or silicone, for example.

Fig. 2 is a perspective view of a fully assembled chip-size integrated circuit package 10. The encapsulant 17 is shown in phantom. The chip-size integrated circuit package 10 has the area array of solder bumps 16 exposed for reflow soldering.

Fig. 3 illustrates the chip-size integrated circuit package 10 of Fig. 2 assembled to a printed circuit board 21. The printed circuit board 21 has an area array of solder bumps 22 that matches the area array of solder bumps 16 on the chip-size integrated circuit package 10. The chip-size integrated circuit package 10 and the printed circuit board 21 are electrically connected together by reflowing the solder bumps 16, 22 to form the electrical interconnections therebetween.

Thus, the present invention provides for a chip-size package 10 formed using a polyimide printed circuit board interposer 14. It is believed that the present invention

WO 99/17364 PCT/US98/20467

4

5

10

15

20

25

30

35

may be built for a relatively low cost than prior art chip-size packages because the present invention has fewer processing steps and has lower material costs. The present invention also uses more common and lower cost processing equipment than is used to produce prior art chip-size packages.

The present invention converts a single, unpackaged bare integrated circuit chip 11, for example, into a packaged chip 20 no larger in area than the bare chip 11. The present invention uses readily available printed circuit board materials and technology. The chip size package 10 uses the low cost printed circuit board interposer 14 with exposed, lower layers having wire bond pads 13, 15. The wire bond pads 13, 15 are sufficiently lower than the solder bumps 16 on top of the interposer 14, and therefore, wire bonds 18 to the wire bond pads 13, 15 are encapsulated without exceeding the height of the top printed circuit board 14 which must remain flat for soldering.

The present invention thus converts a bare chip 11 into a chip size package 10. The chip size package 10 may be assembled in a manner similar to surface mount devices which are soldered to printed circuit boards. The chip size package 10, however, takes up only 10-20% of the area of conventionally packaged chips 11 fabricated as surface mount devices.

The present invention packages the chip 11 within the internal surface area of the bare chip 11. Because the chip size package 10 takes up no additional area than the bare chip 11, it is believed to be the smallest two-dimensional integrated circuit package 10 that has yet been developed.

The chip size package 10 provides mechanical and environmental protection for the fragile integrated circuit chip 11. The chip size package 10 also converts a fine pitch peripheral pad integrated circuit 11 into a packaged, courser pitch area array device, permitting it to be easily tested, burned in, and assembled to standard printed circuit boards 21 using existing, common equipment used in the industry.

The present invention permits integrated circuits to be packaged in the smallest area possible, which is no larger than area of the integrated circuit 11. The chip size package 10 provides for a robust packaging structure that is suitable for a variety of commercial and military applications, including automotive electronics, for example.

Thus, a chip-size package formed using a polyimide printed circuit board interposer has been disclosed. It is to be understood that the described embodiment is merely illustrative of some of the many specific embodiments which represent applications of the principles of the present invention. Clearly, numerous and other arrangements can be readily devised by those skilled in the art without departing from the scope of the invention.

5

10

CLAIMS

What is claimed is:

1. A chip-size integrated circuit package comprising:

an integrated circuit chip having a plurality of peripheral bond pads:


a printed circuit board having a plurality of solder bumps formed on a top surface thereof and a plurality of bond pads around its periphery;


a layer of adhesive disposed between the polyimide printed circuit board and the integrated circuit chip to secure them together;

a plurality of wire bonds electrically connected between selected bond pads of the integrated circuit chip and the printed circuit board; and

an encapsulant for encapsulating the wire bonds and bond pads of the integrated circuit chip and the printed circuit board.

- 2. The package of Claim 1 wherein the integrated circuit chip comprises a silicon integrated circuit chip.
- 3. The package of Claim 1 wherein the printed circuit board comprises a polyimide printed circuit board.
- 4. The package of Claim 1 wherein the layer of adhesive comprises a layer of epoxy adhesive.
 - 5. The package of Claim 1 wherein the encapsulant comprises flexible epoxy.
 - 6. The package of Claim 1 wherein the encapsulant comprises silicone.





INTERNATIONAL SEARCH REPORT

Inte onal Application No PCT/US 98/20467

A. CLASSII	FICATION OF SUBJECT MATTER		
IPC 6	H01L23/498		
	International Patent Classification (IPC) or to both national class	ssification and IPC	
	SEARCHED	fination armhata)	
IPC 6	cumentation searched (classification system followed by classi H01L	fication symbols)	
Danisan			
Documentat	tion searched other than minimum documentation to the extent t	that such documents are included in the fields s	earched
		•	
Electronic d	ata base consulted during the international search (name of da	ta base and, where practical, search terms used	(t)
		·	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	ne relevant passages	Relevant to claim No.
Χ	US 5 633 785 A (PARKER ROBERT	H ET AL)	1-6
	27 May 1997		
	see the whole document		
Α	US 5 777 391 A (NISHI KUNIHIKO	FT ΔΙ)	1-6
,,	7 July 1998	LI AL)	1 0
	see the whole document		
	& JP 08 227908 A ()		
P,X	US 5 714 800 A (THOMPSON PATRI	CK F)	1-6
	3 February 1998		
	see the whole document		
Furt	ther documents are listed in the continuation of box C.	X Patent family members are listed	d in annex.
° Special ca	ategories of cited documents :	"T" later document published after the inf	emational filing date
"A" docum	ent defining the general state of the art which is not	or priority date and not in conflict wit cited to understand the principle or t	h the application but
1	dered to be of particular relevance document but published on or after the international	invention	,
filing o	date	"X" document of particular relevance; the cannot be considered novel or cannot be considered nov	ot be considered to
which	ent which may throw doubts on priority claim(s) or is cited to establish the publication date of another	involve an inventive step when the d "Y" document of particular relevance; the	
i _	on or other special reason (as specified) nent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an i	nventive step when the
other	means	ments, such combination being obvi in the art.	
	ent published prior to the international filing date but than the priority date claimed	"&" document member of the same pater	nt family
Date of the	actual completion of the international search	Date of mailing of the international s	earch report
	5 December 1998	30/12/1998	
Name and	mailing address of the ISA	Authorized officer	
	European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk		
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Prohaska, G	

INTERNATIONAL SEARCH REPORT

.aformation on patent family members

Inter onal Application No PCT/US 98/20467

Patent document Publication cited in search report date		Patent family member(s)	Publication date	
US 5633785	Α	27-05-1997	NONE	
US 5777391	Α	07-07-1998	JP 8227908 A	03-09-1996
US 5714800	A	03-02-1998	NONE	